System on Chip Platform Programming
Data is displayed for academic year: 2023./2024.
Lecturers
Course Description
This course introduces students with the concepts, issues, and process of designing highly integrated SoCs following systematic hardware/software co-design. Students gains knowledge of system partitioning and design based on specifications using intellectual property blocks, the methodology of integrating predefined IP blocks into a hierarchical process with time constraints. Explain system architecture, IP block selection, IP authoring, Platform based design and application of SystemC.
Study Programmes
University graduate
[FER3-HR] Audio Technologies and Electroacoustics - profile
Elective Courses
(1. semester)
(3. semester)
[FER3-HR] Communication and Space Technologies - profile
Elective Courses
(1. semester)
(3. semester)
[FER3-HR] Computational Modelling in Engineering - profile
Elective Courses
(1. semester)
(3. semester)
[FER3-HR] Computer Engineering - profile
Core-elective courses
(3. semester)
[FER3-HR] Computer Science - profile
Elective Courses
(1. semester)
(3. semester)
[FER3-HR] Control Systems and Robotics - profile
Elective Courses
(1. semester)
(3. semester)
[FER3-HR] Data Science - profile
Elective Courses
(1. semester)
(3. semester)
[FER3-HR] Electrical Power Engineering - profile
Elective Courses
(1. semester)
(3. semester)
[FER3-HR] Electric Machines, Drives and Automation - profile
Elective Courses
(1. semester)
(3. semester)
[FER3-HR] Electronic and Computer Engineering - profile
Elective Courses
(1. semester)
(3. semester)
[FER3-HR] Electronics - profile
Elective Courses
(3. semester)
Elective Courses of the Profile
(3. semester)
[FER3-HR] Information and Communication Engineering - profile
Elective Courses
(1. semester)
(3. semester)
[FER3-HR] Network Science - profile
Elective Courses
(1. semester)
(3. semester)
[FER3-HR] Software Engineering and Information Systems - profile
Elective Courses
(1. semester)
(3. semester)
Learning Outcomes
- Analyze the functional and nonfunctional performance of the system early in the design process.
- Evaluate algorithms, and architectures to optimize the system based on requirements and implementation constraints.
- Apply hardware, software, and interface synthesis.
- Demonstrate examples of applications and systems developed using a co-design approach
Forms of Teaching
Lectures
Lectures are held during 13 weeks in the semester, with 3 hours of lectures per week.
Independent assignmentsLaboratory exercises are conducted in the form of project during the whole semester.
Grading Method
Continuous Assessment | Exam | |||||
---|---|---|---|---|---|---|
Type | Threshold | Percent of Grade | Threshold | Percent of Grade | ||
Seminar/Project | 50 % | 30 % | 0 % | 25 % | ||
Mid Term Exam: Written | 0 % | 30 % | 0 % | |||
Final Exam: Written | 50 % | 40 % | ||||
Exam: Written | 50 % | 75 % |
Week by Week Schedule
- Requirements analysis and identification of optimal HW/SW platform
- Requirements analysis and identification of optimal HW/SW platform, Design methodologies for HW/SW co-design
- Partitioning and integration of HW/SW solution, Design methodologies for HW/SW co-design
- Partitioning and integration of HW/SW solution
- Partitioning and integration of HW/SW solution, Architecture generation - program translation to architecture
- High level programming support for heterogeneous embedded systems (DSL- Domain Specific Language support: streaming, signal processing, etc;)
- High level programming support for heterogeneous embedded systems (DSL- Domain Specific Language support: streaming, signal processing, etc;)
- Midterm exam
- Programming models for HW/SW codesign, heterogeneous systems, accelerators (GPU, coprocessors, programmable logic)
- Programming models for HW/SW codesign, heterogeneous systems, accelerators (GPU, coprocessors, programmable logic)
- FPGA platform development tools, system-level programming
- FPGA platform development tools, system-level programming, HW/SW partitioning for FPGA platform development
- HW/SW partitioning for FPGA platform development
- High-level memory management for embedded systems runtimes (garbage collection, memory allocation, flash wear leveling)
- Final exam
Literature
For students
General
ID 222683
Winter semester
5 ECTS
L1 English Level
L2 e-Learning
45 Lectures
0 Seminar
0 Exercises
0 Laboratory exercises
0 Project laboratory
Grading System
86 Excellent
72 Very Good
60 Good
50 Sufficient